INTRODUCTION
It has been well known that the wide bandgap (WBG) power semiconductors, such as silicon carbide (SiC) and gallium nitride (GaN), provide superior power switching features: high current density, low loss high switching speed and high operation temperature over its counterpart silicon (Si). The state of the art (SOA) power electronics module and inverter/converter packaging technologies based on the wire-bond interconnection scheme have been successfully developed by WBG power semiconductor manufactures [1] [2] [3] [4] [5] . Conventional processes have been used for packaging multiple SiC bare chips (or dies) in these modules. The packaging elements include die attach and top interconnection, power substrate, power and signal terminals, baseplate, encapsulate, etc. Specifically, the interconnection and the die attach are accomplished by multiple bond wires (from top of the dies) and reflowed solder areas (from bottom of the dies) onto the power substrate, respectively. In converters/inverters, the modules need to be attached to a heat sink or cold plate using forced air or liquids for cooling. For good thermal transfer the thermal interface material such as thermal grease is usually applied between them. In general, while they fulfill the designed electrical, thermal and mechanical functions, these hybrid package elements will bring parasitic effects on power semiconductors' operation, furthermore, define the capabilities of semiconductors. Specially, they limit the full exploitation of WBGs' attributes, and in turn, limit the benefits of WBG power electronics in cost, efficiency and density. These parasitic effects can be characterized by a set of technical metrics such as thermal impedance (resistance and capacitance), electrical impedance (resistance and inductance), thermo-mechanical properties (power, thermal cycling numbers and vibration ruggedness), etc. Looking at things in terms of these parameters and their relationships to power module's performance criteria (efficiency, reliability, cost, density, etc.) makes evaluation of power module technologies, to identify the shortcomings of existing technology and develop new concepts, relatively easier. In past years, many techniques in SiC power module packaging, focused on improvements of these technical parameters, have been developed to promote successfully the application of WBG power semiconductors.
II. SIC POWER MODULE WITH INTEGRATED COOLING
The target all-SiC power module is a one-phase-leg configuration composed of SiC metal-oxide-semiconductor field effect transistors (MOSFETs) and SiC Schottky barrier diodes (SBDs), as illustrated in Fig. 1 building block for various automotive power converters and inverters. The power MOSFETs and diodes are commercially available, in the form of bare SiC die, both with rating of 50 A and 1,200 V. The current rating of the power module can be multiplied by paralleling more dies. Fig. 1 shows the topology for a 100 A, 1,200 V phase leg all-SiC power module. The switch units consist of two paralleled bare dies for each switch. Fig. 2(a) presents photo of a prototype of this module fabricated in house. The uniqueness is that it features an integrated direct cooling configuration [6] , as schematically depicted in Fig. 2 (b) , where a cold-base plate replaces the pure base plate in conventional package. The employed cold-base plate is made of a flat copper tube with criss-crossed fins inside, as shown in the X-ray image in Fig. 2(c) . In this module package the power stage on the direct bond copper (DBC) ceramic power substrate is directly bonded onto this cold-base plate by solder. Thus, it not only eliminates the thermal grease and base plate, compared to conventional power module thermal package scheme, but also realizes integrated direct cooling.
This cooling integration results in that specific thermal resistivity of the integrated cooling package is more than 33% lower than that of a conventional (first-generation) package, as presented in [6] . For assessment of the effect of this improvement and advantages of SiC devices over its silicon (Si) counterparts, four samples with different package/device combination have been prototyped. The Si insulated gate bipolar transistor (IGBT)/PiN diode dies are with the same rating of SiCs'. It is experimentally characterized that the SiC MOSFET allowed reductions of 45% in die area, 25% in voltage drop (at 40 A), and 78% in switching power losses. The improvement combining high efficient integrated cooling can be observed in increase of allowed current density in the die. For this measurement, a junction temperature increase vs. current density relationships for four different module packages have been calculated, as shown in Fig. 3 . It can be seen that cooling configuration is greatly significant on the junction temperature of power devices. With a fixed current density, for example 100 A/cm 2 , the increase in the junction temperature ranges from ~36 to 170°C between SiC/integrated cooling and Si/conventional cooling combinations. The higher temperatures lead to a significant reduction of the power module lifetime. In other words, if they keep the same current density in the die, this integrated SiC power module will serve much longer time.
On the other hand, if the maximum operational boundary is set based on temperature limits (determined by the package reliability and the semiconductor limitations), the maximum handling current density of a power switch can be determined accordingly. For instance, the allowed current density of a power device for four combinations increases from 66 A/cm 2 to 185 A/cm 2 for a 100°C temperature increase, which can be a case for a coolant temperature of 25°C and a junction temperature of 125°C. These maximum current density values define the minimum die area of the power semiconductors for a designed system current (or power) level. It is well known that die size is a dominant factor in power module cost. The 3× die area reduction from Si/conventional cooling to SiC/integrated cooling combination is significant for reducing the system cost.
The analysis and data discussed are closely related to a defined operation condition (here, for continuous switching at duty cycle, D=0.5, and frequency, f=5 kHz). The contributions of the packaging technology and the power semiconductor technology to the improvements in power module efficiency, cost, and reliability can be further analyzed using these performance parameters for any specific application cases.
III. PLANAR-BOND-ALL PACKAGING OF SIC MODULE
Planar-bond-all is a power module packaging scheme, significantly different from the conventional wire-bond packaging scheme. The key element is that the top interconnections of the dies utilize planar, larger area bond to the electrodes, instead of multiple, tiny wire bonds. This change results in possibility to integrate many superior packaging concepts into SiC power modules. Fig. 4(a) is a schematic of the planar interconnection configuration for the phase leg power module. The four MOSFET and four diode dies are mounted between two DBC substrates. The electrical interconnection is achieved by conductively bonding these dies from both top and bottom sides to the copper layers on the two substrates, which are patterned to form circuitry corresponding with the electrode pad layout on the dies. The DBC substrates provide electrical insulation via the internal ceramics (such as Al 2 O 3 ) sandwiched between the two copper layers. This symmetric planar bonded package offers flexibility in the arrangement of the switch dies. As shown in Fig. 4(a) the upper switch pair and lower switch pair in the phase leg are oriented in a face-up/face down configuration. This makes optimal use of the die's vertical semiconductor (electrode) structure, in which the electrodes are arranged on both the top and bottom surfaces of the dies. Compared to traditional wire bond layout, where all dies are placed in a face up orientation on the X-Y plane of the substrate, the die layout in Fig. 4(a) makes the main current flow loops in the X-Z plane of the package. The thickness (in Z direction) of the switch die is typically 0.1mm, while its length (X direction) or width (Y direction) is in the range of 10mm. Thus, the enclosed area of the main current loop in this new interconnection configuration is reduced dramatically, leading to a significant reduction in electrically parasitic inductance and resistance. Fig. 4(b) presents the circuit model with lumped packaging parameters obtained by employing an electromagnetic simulation tool (MAXWELL Q3D Extractor) which calculates the electromagnetic field and extracts the parasitic components through current conduction paths. The sums of lumped elements along a main power path from the positive terminal through the upper MOSFET and then the lower diode to the negative terminal are the representative parameters of the packaging structure. In this planar bonded power module, the total inductance L is 13.58nH, while the total resistance R equals 0.25mΩ. For comparison, the parasitic electrical parameters in a conventional wire bonded power module using the same dies were also obtained through simulations. The analogous values for the major parameters defined above are L=53.3nH, and R=2.45mΩ, respectively.
A. Three-Dimensional (3-D) Planar Power Interconnection

B. Integrated Manufacture Process
The module structure described above reduces the number of tiny wire bonds used in conventional packaging to a few identical planar area bonds. It also makes the batch processing possible. To do so, a special process method has been developed in which, as shown in Fig. 5(a) , all packaging components are assembled into a fixture first. The components include the patterned DBC substrates, multiple bare dies and shims, preformed bonding material (such as solder prform), power terminals and signal pins, etc. The second processing step involves heating the assemblies simultaneously to form the bonds and creating the final package. The simplicity of the process helps reduce costs and improve the manufacturability of the modules. This technology is called 'Planar_Bond_All' (PBA), representing the features inherent in the packaging structure as well as the fabrication process. 100A/1200V. The module body measures 40 mm×40 mm×2 mm, excluding the terminals and pins. A soldering process is employed to form the planar bonding, due to its high electrical conductivity and ease of processing. The special top metallization of the power semiconductor dies was produced during the wafer level processing. This enables reliable soldering bonds. The power terminals [positive, neutral, and negative (P, O, and N)] and signal pins (G U , S U , and G L , S L ) are also mounted between the two substrates to form compact input/output connections.
C. Double Sided Integrated Direct Cooling
The dual side planar bond structure allows both top and bottom surfaces of the power package to be thermal dissipation paths. The heat generated in the dies can be more efficiently removed by applying double sided cooling, through forced air or liquid heat transfer. Additional, direct attachment (bond) of heat sink or cold plate leads to a further reduction in the thermal resistance, as discussed above. Fig. 6(a) shows an example of integrated double sided cooling configuration, where two pin-fin base plates made of copper are directly bond to power package (Fig. 5(b) ) from both sides by another soldering process. The effective pin fin array area is 38mm x 38mm, the fin height is 7mm.
This module can be directly cooled by air. For higher efficiency, forced liquid cooling is usually employed in most applications. Fig. 6(b) is a photo of a prototype in which the power module is assembled into a special coolant manifold. The manifold provides the liquid passageways for coolant passing through the pin fins.
IV. PERFORMANCE EVALUATION
The benefits gained through the packaging, as described above, can be demonstrated by the system performance improvement of the PBA module in power converters and inverters.
Various experimental measurements and multi-physics simulation tools have been used to intensively characterize the electrical and thermal performance of the module packaging and are summarized in the following sections.
A. Electrical Characterization
The electrical performance of power modules can be drastically influenced by their "parasitic" electric parameters (resistance, inductance and capacitance) adding to the semiconductors intrinsic electric parameter network.
The parasitic inductances in the current loop will cause the voltage overshoot superimposed on the blocking voltage of the MOSFET while it was turned on and off, as shown in Fig. 7(a) . From the current and voltage waveforms, it can be seen that there is only 30 V of overshoot adding to 600V bus voltage. This is attributed to its smaller parasitic inductance (13.58nH), compared to 53.3nH in the conventional module. On the other side, the voltage overshoot is dependent the switching speed (current decrease slope). The smaller inductance allows the MOSFETs in PBA module operate at higher frequency, which is a critical way to increase the power density of SiC inverters.
The parasitic inductance and resistance also increase the power loss of the SiC switches. It has been demonstrated that the PBA module reduces this parasitics related losses by 75%, compared to conventional one [7] .
B. Thermal Characterization
The thermal performance of a power module can be modeled as multiple orders of thermal resistance and capacitance networks. The thermal capacitance determines the transient response of the power module to power dissipation in the switches; while the thermal resistance determines the cooling efficiency.
The thermal parameters can be obtained by experimentally thermal tests through emulating operation of the power modules. A method for determining junction temperatures involves measuring the voltage drop of the body diode in SiC MOSFET has been employed [6] . By analyzing the cool down temperature curves and input electric power data, the thermal parameters (resistance and capacitance) of the module can be extracted. For a fair evaluation of the thermal performance of a packaging assembly, a specific thermal resistance, θ ja,sp was taken as a figure of merit, which is a normalized parameter by die area (i. e., die area*thermal resistance). Here, the thermal path includes all thermal stacking elements from coolant inlet to the junction of switch die. Fig. 7(b) presents the measured specific thermal resistance value of the planar bonded module with double sided cooling. For comparison, the thermal resistance of the wire-bond package and single sided cooling package were also measured using the same method. The wire bonded module was mounted on a cold plate with thermal grease, and has a specific thermal resistivity of 0.54 cm 2 ·°C/W; while the integrated single side cooled module, as shown in Fig. 2(a) , features a thermal resistivity of 0.47 cm 2 ·°C/W. The double sided cooling of the PBA module assembly reduces the specific thermal resistivity to 0.33 cm 2 ·°C/W, which is 38% lower than that of the first generation (wire bond) module assembly.
C. Effects on Power Electronics Systems
As described in section II, the reduction in both power losses and thermal resistance help increase the operational current (power) density in the SiC die. This can be seen in the graph of junction temperature versus current density, as shown in Fig. 7(c) . For 100°C temperature increase, the characteristic current density of the MOSFET in the module is 145 A/cm 2 , 184 A/cm 2 and 220 A/cm 2 , respectively for convention cooling, single sided integrated cooling and double sided direct cooling. It is almost double of the power processing capability of the SiC power devices.
V. CONCLUSION
The packaging technologies developed to exploit the superior attributes of SiC power devices integrate low parasitics power interconnection and double sided cooling capability, as well as simplified manufacture processes. The benefits gained form these innovations have been demonstrated by comprehensive improvement in power conversion efficiency (low losses), and cost-effectiveness through reducing power semiconductor content and high productivity manufacturing. The future research will focus on the reliability evaluation and technical development for packaging reliability enhancement, enabling SiC switches to operate at higher temperature, for further advance of power electronics systems in in modern electric drive vehicles.
